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The field of neuromorphic silicon synapse circuits is revisited and a parsimonious
mathematical framework able to describe the dynamics of this class of log-domain
circuits in the aggregate and in a systematic manner is proposed. Starting from
the Bernoulli Cell Formalism (BCF), originally formulated for the modular synthesis
and analysis of externally linear, time-invariant logarithmic filters, and by means of
the identification of new types of Bernoulli Cell (BC) operators presented here, a
generalized formalism (GBCF) is established. The expanded formalism covers two
new possible and practical combinations of a MOS transistor (MOST) and a linear
capacitor. The corresponding mathematical relations codifying each case are presented
and discussed through the tutorial treatment of three well-known transistor-level examples
of log-domain neuromorphic silicon synapses. The proposed mathematical tool unifies
past analysis approaches of the same circuits under a common theoretical framework.
The speed advantage of the proposed mathematical framework as an analysis tool is also
demonstrated by a compelling comparative circuit analysis example of high order, where
the GBCF and another well-known log-domain circuit analysis method are used for the
determination of the input-output transfer function of the high (4th) order topology.
Keywords: analog VLSI (aVLSI), generalized bernoulli cell formalism, log-domain circuits, subthreshold MOSFETs,
synaptic dynamics
1. INTRODUCTION
Almost 20 years ago, a novel, systematic, transistor-level
formalism for the analysis and synthesis of externally-linear,
internally-nonlinear (ELIN) (Tsividis, 1997) log-domain filters
was introduced. The formalism was termed “The Bernoulli Cell
Formalism” in an attempt to highlight its key element, the
Bernoulli differential equation describing the time-dependent
behavior of a forward-biased BJT collector current when a lin-
ear capacitor is connected to its emitter terminal (Drakakis et al.,
1997b). A similar mathematical description holds for the drain
current of a weakly-inverted MOST, when a linear capacitor is
connected to its source terminal.
By arranging many BC topologies in cascade form, where the
input of the next BC becomes the output of the previous one, a set
of general coupled equations termed “Log-Domain State Space”
(LDSS) is generated (Drakakis et al., 1999b). The resulting set of
linearised differential equations of the LDSS stems from the non-
linear differential equation governing each BC and constitutes a
powerful and handy tool, well suited for the transfer function
derivation of any order of log-domain filter. Several high-order
log-domain filter circuit examples in literature confirm the above
statement and identify the BCF as a parsimonious analysis and
synthesis tool (Drakakis et al., 1997a; Drakakis, 2006; Ip et al.,
2009; Katsiamis et al., 2009; Kardoulaki et al., 2013).
A review of past literature reveals that the BCF constitutes a
complete, systematic mathematical framework not only for ELIN
but also for intrinsically non-linear log-domain circuits. When
it comes to the synthesis of purely non-linear log-domain cir-
cuits, a variant of the BCF, termed Non-linear Bernoulli Cell
Formalism (NBCF), is able to implement challenging non-linear
dynamics, based on the “Coupled BC Formation,” where the input
and output currents of the BCs are interconnected in a non-
sequential way, in contrast to the cascaded LDSS topology. A
new category of bioinspired circuits, termed “CytoMimetic” has
thus been born, which is able to emulate cellular and molecular
dynamics in a systematic manner (Papadimitriou and Drakakis,
2012; Papadimitriou et al., 2013). Intriguingly, apart from the
aforementioned linear and non-linear VLSI systems, Bernoulli
dynamics are identified in the case of ideal memristors as well
(Drakakis and Payne, 2000a; Drakakis et al., 2010; Georgiou et al.,
2012a,b). The resemblance between the dynamics of ideal mem-
ristors and artificial or not synaptic circuits has been identified
repeatedly in literature.
From the research so far, one could claim that the BCF is a
“chimera” formalism, able to describe both linear and non-linear
state-spaces in a systematic manner. It is this systematic nature
of the formalism that significantly simplifies the analysis or syn-
thesis attempts in both circuit categories. Identifying and setting
the BC as the circuit’s central point, its analysis unfolds con-
veniently, regardless of the order or complexity of the system’s
equations. The scope of this tutorial paper is to expand and enrich
the BCF and apply the outcome of this endeavor on the promising
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synaptic computation circuit field. In neural networks, synapses
are important, key elements regarding information, computation
and transmission.
Given the importance of these specialized biological struc-
tures, major effort has been put regarding the implementation of
single synapses or synaptic networks by means of aVLSI circuits.
In this paper we revisit a number of proposed in the literature
synaptic circuits and classify them according to the type of their
innate Bernoulli Cell operator. With the help of this work it is
genuinely hoped that the interested reader will develop a deep
understanding for the functionality of this class of low-power cir-
cuits and will appreciate the systematic nature of the formalism
by consolidating the advantages of using one single framework to
describe multiple, different, but in principle similar, log-domain
synaptic topologies. This alternative treatment of aVLSI synaptic
circuit succeeds in unifying the past analysis approaches of the
same circuits under a common aegis and underlines the tutorial
value of this paper. Finally, in order to reason for the versatility
of the GBCF and to highlight its comparative speed advantage
as an analysis tool, an indicative, high-order log-domain circuit
topology is drawn from the international literature and is ana-
lyzed using both the GBCF and another common log-domain
circuit analysis method. The compelling comparison results stress
the advantages of using a single mathematical formalism for the
description of any log-domain circuit, regardless of its linearity or
order of complexity.
2. EXPANDING THE BERNOULLI CELL FORMALISM
We start our mathematical analysis by mentioning briefly the
equations that are characterizing an emitter/source connected
linear capacitor and a BJT/MOST. Thereafter, the base/gate con-
nected linear capacitor case is shown. It is important to stress at
this point that the following analysis has been made for an npn-
BJT and an n-type MOST. It has been left to the interested reader
to verify the existence of a BC-operator in the case, when a pnp-
BJT as well as a p-type MOST are emitter/source-connected to a
linear capacitor. Further information can be found in the analy-
sis here (Papadimitriou and Drakakis, 2012; Papadimitriou et al.,
2013).
Furthermore, in all cases below, it has been assumed that
the other plate of the capacitor is held at constant zero voltage
(ground). Again, the reader can verify the existence of a BC-
operator, when the capacitor’s other plate is held at a random
constant voltage, VDD, in all types of transistors. For the MOST
analysis, we set the substrate-source voltage (VBS) equal to zero
to achieve approximately the ideal exponential behavior by elim-
inating the “body effect.” Finally, all MOSTs are assumed to be in
deep saturation, so that all transistors are operating qualitatively
as constant current sources.
2.1. EMITTER/SOURCE-CONNECTED CAPACITOR BC TOPOLOGY
In the past work of Drakakis (Drakakis et al., 1997b, 1999a,b;
Drakakis and Payne, 2000b), an explicit analysis has been
illustrated regarding the current relation between an emitter-
connected capacitor and a BJT. A similar analysis has been
also presented regarding the current relation between a
weakly-inverted MOST and a source-connected capacitor in
Papadimitriou and Drakakis (2012); Papadimitriou et al. (2013).
Both analyses led to the existence of a similar BC-operator and
consequently are defined by a similar set of equations. The
Bernoulli differential equations of the collector and drain currents
of the aforementioned cases are shown below:
BJT Case:
I˙C(t) −
(
V˙B(t)
UT
+ [u(t) − v(t)]
CUT
)
IC(t) + I
2
C(t)
CUT
= 0 (1)
Subthreshold MOST Case:
I˙D(t) −
(
V˙G(t)
nUT
+ [u(t) − v(t)]
nCUT
)
ID(t) + I
2
D(t)
nCUT
= 0, (2)
where UT denotes the thermal voltage (∼26mV at 300K) and
n is the MOST’s slope factor (n = 1/κ). In both cases, the cur-
rents u(t) and v(t) are the input and output currents of the
aforementioned BC-operator (Drakakis et al., 1997b, 1999a,b;
Drakakis and Payne, 2000b; Papadimitriou and Drakakis, 2012;
Papadimitriou et al., 2013). By applying the non-linear substitu-
tion IC(t)=1/T(t)=ID(t), relations (1) and (2) are transformed
into the following linearised form:
BJT Case:
T˙(t) +
(
V˙B(t)
UT
+ [u(t) − v(t)]
CUT
)
T(t) − 1
CUT
= 0 (3)
Subthreshold MOST Case:
T˙(t) +
(
V˙G(t)
nUT
+ [u(t) − v(t)]
nCUT
)
T(t) − 1
nCUT
= 0. (4)
The essence of the usefulness of the linearised forms of the BCs
is located in the versatility that they provide, when the transfer
function of a system is required (Drakakis et al., 1997b, 1999a,b;
Drakakis and Payne, 2000b).
2.2. BASE/GATE-CONNECTED CAPACITOR BC TOPOLOGY
A closer look at the transistor-capacitor connections in Figure 1
will illustrate the existence of a different—in principle—BC oper-
ator. In this case, there are two possible circuital/connection
combinations between the base/gate connected capacitor and the
BJT/MOST. The first case, which is going to be explicitly analyzed
in the following paragraphs, is the “diode-connected” topology.
The second case, which is a subcategory of the first one (and
not a focal point of this paper), is when the transistor’s current
is not responsible for the capacitor’s charging and discharging
behavior. Both cases will be mathematically analyzed, however,
the first case is the most common one that directly exploits
the Bernoulli differential equation to describe the transistor’s
current.
A diode-connected capacitor topology for a BJT is presented
in Figures 1A,B, while for a subthreshold MOST the topology
is shown in Figures 1C,D. For the BJT case analysis, we have
assumed that the base current of the device is negligible com-
pared to its collector current by considering very large values of β.
However, it can be easily verified that even when the base current
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FIGURE 1 | Base/gate-connected capacitors to npn-, pnp-BJTs and n-,
p-MOSTs that consist the new BC operator. The arrows defining the
direction of the capacitor current are bidirectional, since the BC analysis
holds, whether the capacitor is connected to ground or VDD . The dashed
lines reveal the diode-connected transistor case. Although the base current
has been assumed to be significantly smaller than the collector current, the
interested reader can verify even if it is comparable to the collector current
value, it can still be assumed as a part of the u(t) output current. (A) An
npn-BJT-based BC operator; (B) A pnp-BJT-based BC operator; (C) An
n-MOST-based BC operator; (D) A p-MOST-based BC operator.
value is comparable to the collector current, it can be interpreted
as one of the input/output currents of the BC topology and be
assimilated into them. The following analysis will take place for a
diode-connected npn-BJT and an n-type MOST.
Applying KCL at the capacitor node (see Figures 1A,C), we
obtain for the input/output currents of the BC: v(t) = u(t) +
IC,D(t) + iCap(t), for the BJT and MOST case, respectively. In
both cases, it holds that the capacitor current iCap(t) is equal to
CV˙B,G. By differentiating the ideal expressions of IC and ID, as
explicitly shown in Drakakis et al. (1997b, 1999a), Drakakis et al.
(1999b); Drakakis and Payne (2000b) the following Bernoulli
differential equations are generated:
BJT Case:
I˙C(t) +
(
V˙E(t)
UT
+ [u(t) − v(t)]
CUT
)
IC(t) + I
2
C(t)
CUT
= 0 (5)
Subthreshold MOST Case:
I˙D(t) +
(
V˙S(t)
nUT
+ [u(t) − v(t)]
nCUT
)
ID(t) + I
2
D(t)
nCUT
= 0. (6)
By applying the non-linear substitution IC(t) = 1/T(t) =
ID(t), as shown before, (5) and (6) are converted into the follow-
ing linearised form:
BJT Case:
T˙(t) −
(
V˙E(t)
UT
+ [u(t) − v(t)]
CUT
)
T(t) − 1
CUT
= 0 (7)
Subthreshold MOST Case:
T˙(t) −
(
V˙S(t)
nUT
+ [u(t) − v(t)]
nCUT
)
T(t) − 1
nCUT
= 0. (8)
The interested reader should note that relations (5–8) exhibit
striking similarities compared to the relations (1–4) that hold
for the original BC operator case. One of the differences between
the relations that describe the two BC operators is located at the
sign after the time derivative of the state variable current, i.e. I˙D
or I˙C . Moreover, relations (5–8) demonstrate a dependence on
the time derivative of the source/emitter terminal’s voltage of the
MOST/BJT rather than on the time derivative of the gate/base
terminal’s voltage, as (1–4) do. It needs to be mentioned that
the analysis holds, whether the capacitor is connected to ground
or VDD. Finally, regarding the PMOS- or pnp-based “diode-
connected” BC operator, trivial circuit analysis will reveal that the
sign of the parameter V˙S or V˙E will change. Once again, all terms
of equation (5) and (6) (and consequently 7–8) can be calculated
by examining the currents that enter and/or leave at the capacitor
node of the BC, except of the term V˙S(t) or V˙E(t), which primarily
depends on the overall circuit’s setup, as it will be revealed later.
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The existence of the new BC operator mainly depends on the
existence of a “diode connection” in the MOST or BJT device.
When a “diode connection” is present, the state variable current
ID(t) of the MOST (or IC(t) of the BJT) will be responsible for
the charging or discharging phases of the capacitor. If one assumes
that in the topologies shown in Figure 1, the “diode connections,”
denoted by the red, dashed lines, are absent, then the transis-
tor’s current will not be involved in the KCL at the capacitor
node and relations (5) and (6) are transformed into the following
equations:
BJT Case:
I˙C(t) +
(
V˙E(t)
UT
+ [u(t) − v(t)]
CUT
)
IC(t) = 0 (9)
Subthreshold MOST Case:
I˙D(t) +
(
V˙S(t)
nUT
+ [u(t) − v(t)]
nCUT
)
ID(t) = 0. (10)
Relations (9) and (10) are not of the Bernoulli form, however, this
type of connection can consist a subcategory of the new “diode
connection” BC operator case. If one of the input/output cur-
rents of the BC is a function of the state-variable current, i.e. if
uj (and/or vj) = F
(
IC,D
)
, then the Bernoulli differential equa-
tion is constructed again. A typical circuit case that verifies this
subcategory of the BC topology is the log-domain synaptic circuit
originally proposed in Shi and Horiuchi (2004).
3. EXEMPLARY SYNAPTIC CIRCUITS’ ANALYSES BASED ON
THE GENERALIZED BC FORMALISM
An interesting application, on which the GBCF could be applied,
is the popular subcategory of neuromorphic circuits, the silicon
synaptic circuits. In neural networks, synapses consist important,
key elements regarding information computation and transmis-
sion (Bartolozzi and Indiveri, 2007). Given the importance of
these specialized structures, major effort has been made regard-
ing the implementation of single synapses or synaptic networks
bymeans of aVLSI circuits. By exploiting the exponential current-
voltage relation of weakly-inverted MOSTs a wide variety of
circuits has been implemented, capable of simulating different
types of synaptic behaviors.
Silicon synapses are able to transform a voltage pulse, which
simulates a pre-synaptic signal, into post-synaptic currents
that stimulate the membrane of targeted neighboring neurons.
Moreover, the gain of such post-synaptic signal, usually referred
as synaptic weight, can be also introduced by the specific cir-
cuits by simply altering specific electrical parameters, which
correspond to equivalent biological parameters (Liu et al., 2001;
Bartolozzi and Indiveri, 2007). As these circuits are usually
very compact in size, the implementation of very large synaptic
networks is possible.
In the following paragraphs, an indicative number of synaptic
circuits is going to be analyzed based on the proposed formalism,
proving the systematic nature of the GBCF. The selection of the
presented circuits is only based on their popularity and extensive
preM
WM
τM
DDV
SynM
τV
WV
SynV
SynC
CI
τI
WI
SynI
Bernoulli
Cell
FIGURE 2 | Log-domain integrator synapse. The dashed circular area is
enclosing the BC-operator for this circuit.
use by the neuromorphic community, as well as on their rela-
tively complicated nature, compared to other similar circuits in
this category (Bartolozzi and Indiveri, 2007; Indiveri et al., 2011).
3.1. LOG-DOMAIN INTEGRATOR SYNAPSE
In the tutorial paper of Bartolozzi and Indiveri (Bartolozzi and
Indiveri, 2007) a useful synaptic circuit is presented, called “Log-
Domain Integrator Synapse” (LDI). The properties of this lin-
ear integrator circuit are explicitly presented in Bartolozzi and
Indiveri (2007) as well as in the original publications (Merolla and
Boahen, 2004, 2006; Arthur and Boahen, 2006) and are similar to
the linear properties of a log-domain filter. The Mpre transistor
is triggered by a sequence of voltage pulses, where t− is the time
at which the ith input spike arrives and t+ is the time at which it
ends.
In order to start the BC-based circuit analysis, it is important
to identify first the BC-operator of the given topology. In this
case, the BC-operator is enclosed by the dashed green line (see
Figure 2). Applying KCL at the capacitor node VSyn(t) reveals:
IW (t) = Iτ (t) + IC(t) with IC(t) been equal to −CV˙Syn(t). The
relation between the state variable current of the BC, IW (t) and
the output current of the circuit ISyn(t) can be easily determined:
IW (t) = IO e
VSyn(t)−VW (t)
nUT
ISyn(t) = IO e
VDD−VSyn(t)
nUT
⎫⎪⎪⎪⎬
⎪⎪⎪⎭ ⇒ IW (t)ISyn(t) = IOIWO,
where the current IWO is defined as
IO exp( − (VW (t) − VDD)/(nUT) with IO denoting the leakage
current of the transistors. The current IWO designates the
initial current that flows through the transistor MW when
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VDD = VSyn(t) (Bartolozzi and Indiveri, 2007). By differentiating
IW (t) with respect to time, it yields:
I˙W (t) +
(

 0
V˙W (t)
nUT
− Iτ (t)
nCUT
)
IW (t) + I
2
W (t)
nCUT
= 0. (11)
Since VW is a constant bias voltage, its time derivative should be
equal to zero, therefore:
I˙W (t) − Iτ (t)
nCUT
IW (t) + I
2
W (t)
nCUT
= 0. (12)
The time behavior of the state variable current of the BC IW (t)
is governed by the Bernoulli differential equation. Moreover,
based on the relation between the currents IW (t) and ISyn(t), and
between IW (t) and Iτ (t), (12) can be re-written as:
τ I˙Syn(t) + ISyn(t) = IOIWO
Iτ (t)
, (13)
with τ = nCUT/Iτ (t). The explicit solution of (13) must be sepa-
rated into two different phases: (a) charge phase of the capacitor,
where input current enters the BC and (b) discharge phase of the
capacitor, where no input current enters the BC. Summing up
both solutions for both phases, the following expressions for the
output current ISyn(t) are obtained:
ISyn(t) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
Charge phase:
IOIWO
Iτ (t)
⎛
⎜⎝1 − e
− (t − t−i )
τ
⎞
⎟⎠+ I−Syne
− (t − t−i )
τ
Discharge phase:
ISyn(t)+e
−
(
t − t+i
)
τ .
3.2. DIFFERENTIAL PAIR INTEGRATOR SYNAPSE
The “Differential-Pair Integrator (DPI) Synapse” was firstly pre-
sented in the same tutorial paper of Bartolozzi and Indiveri
(Bartolozzi and Indiveri, 2007) in 2007 and is able to repro-
duce the exponential dynamics observed in both excitatory and
inhibitory post-synaptic currents of biological synapses. The idea
behind the design of such a circuit is the development of a topol-
ogy, which maintains its filtering properties while overcoming the
LDI’s shortcoming of generating sufficiently large charge packets
sourced into the capacitor for brief input spikes. The DPI synapse
does not require any additional pulse-extender circuits and in
addition it can be manufactured without requiring isolated well
structures.
A detailed analysis of this circuit is sufficiently presented in
Bartolozzi and Indiveri (2007). Following a series of well-based
hypotheses, the authors conclude to the following differential
equation expression of the output current of the circuit, ISyn(t)
(see Figure 3):
τ I˙Syn(t) + ISyn(t) = IW (t)IGain(t)
Iτ (t)
, (14)
where the term IGain(t) = IO exp( − (VDD − VTHR)/(nUT)) rep-
resents a virtual p-type MOST and τ = nCUT/Iτ (t). The logic
assumptions leading to (14) are: IW  Iτ and ISyn  IGain. Based
on these assumptions, it is obvious that (14) implements a first
order equation similar to one presented for the LDI circuit. The
interested reader should note the resemblance between the solu-
tions of the DPI and LDI synaptic circuits. The only fundamental
difference, from a mathematical point of view, is that the current
IO has been replaced by the current of the virtual MOST IGain.
For the BC-analysis of the DPI circuit, a similar systematic
analysis approach will be applied as in the previous example. The
BC has been identified and encircled by the blue dashed line (see
Figure 3). Applying KCL at node VSyn(t) shows that:
IIN(t) = Iτ (t) + IC(t) ⇔ V˙Syn(t) = (Iτ (t) − IIN(t))/C,
where IC(t) = −CV˙Syn(t). Considering the drain current of the
diode-connected BC transistor:
IIN(t) = IO exp((VSyn(t) − VO(t)/(nUT))
as the circuit’s state variable and by differentiating it with respect
to time, it yields:
I˙IN(t) +
(
V˙O(t)
nUT
− Iτ (t)
nCUT
)
IIN(t) + I
2
IN(t)
nCUT
= 0. (15)
In order to create an ODE, where all factors can be computed,
the time behavior of the term V˙O(t) in (15) must be investi-
gated. Starting from the well known relation that holds for the
differential pair topology:
IW (t)e
VO(t)
nUT = IO
(
e
VSyn(t)
nUT + e
VTHR
nUT
)
(16)
and by differentiating both sides of (16), it holds that:
IW (t)e
VO
nUT V˙O
nUT
= IOe
VSyn
nUT
V˙Syn
nUT
+
VTHR = const.⇒V˙THR = 0︷ ︸︸ ︷
IOe
VTHR
nUT 
 0V˙THR
nUT
.
After the above treatment, it yields that V˙O(t) =
V˙Syn(t)IIN(t)/IW (t). By substituting this expression into
(15), we end up with the following form of ODE:
I˙IN(t) + I
2
IN(t)Iτ (t)
IW (t)nCUT
− I
2
IN(t)
IW (t)−ITHR(t)︷ ︸︸ ︷
IIN(t)
IW (t)nCUT
+ I
2
IN(t)
nCUT
− IIN(t)Iτ (t)
nCUT
= 0
or equivalently:
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FIGURE 3 | Differential pair integrator synapse. The dashed circular area is again enclosing the BC-operator for this circuit.
I˙IN(t) − IIN(t)Iτ (t)
nCUT
+ I
2
IN(t)
nCUT
[
Iτ (t)
IW (t)
+ ITHR(t)
IW (t)
]
= 0. (17)
Based on the valid assumptions that the authors did in Bartolozzi
and Indiveri (2007), it holds that IW  Iτ and also ITHR ≈ IW ,
thus, (17) is finally transformed into:
I˙IN(t) − IIN(t)Iτ (t)
nCUT
+ I
2
IN(t)
nCUT
= 0. (18)
Equation 18 is a Bernoulli ODE with respect to IIN(t) and can
be solved by using the usual non-linear transformation. A brief
mathematical explanation why ITHR ≈ IW is provided in the
Appendix of the paper. In the final solution of IIN(t), we can select
to substitute IIN(t) with its equivalent equation which includes
ISyn(t). This equivalent expression is derived as follows from the
differential pair’s key equation:
IIN(t) = IW (t)exp
(
VSyn(t)/(nUT)
)
exp(VSyn(t)/(nUT)) + exp (VTHR/(nUT)) (19)
and by multiplying both the numerator and denominator by
exp( − VDD/(nUT)), it is easy to express IIN as:
IIN(t) = (IW (t)IGain(t)) /(IGain(t) + ISyn(t)), (20)
where IGain has been defined above. Therefore, if (20) is placed
into the explicit solution of (18) and bearing in mind that ISyn 
IGain, the final expressions for the current ISyn(t) during charge
and discharge phases are described below:
ISyn(t) =
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
Charge phase:
IGain(t)IW (t)
Iτ (t)
⎛
⎜⎝1 − e−
(t − t−i )
τ
⎞
⎟⎠+ I−Syne−
(t − t−i )
τ
Discharge phase:
I+Syne
−
(t − t+i )
τ .
It has been left to the reader again to verify that the above solution
is similar to the one presented in the original paper, derived for a
sequence of voltage pulses with τ = nCUT/Iτ (t).
4. CURRENT-MODE CIRCUITS FOR DEPRESSING AND
FACILITATING SYNAPSES IMPLEMENTATION
Dynamical synapses can be depressing, facilitating or even a
combination of theses two (Liu, 2003). aVLSI circuits imple-
menting depressing and facilitating synaptic behaviors have been
extensively presented and analyzed in literature (Rasche and
Hahnloser, 2001; Liu, 2003). In this paper, due to lack of space
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reasons, only the mathematical description of a facilitating synap-
tic circuit will be presented. An identical analysis holds for the
description of a circuit emulating a depressing synaptic behavior
(Liu, 2003).
4.1. BC-BASED ANALYSIS OF A FACILITATING SYNAPSE CIRCUIT
A typical configuration of a circuit implementing a facilitating
silicon synapse is the one shown in Figure 4. From this Figure
one can identify two, distinct “circuit stages,” due to the existence
of the two capacitors. In each one of these stages a BC-operator
can be identified and will be analyzed separately below. The first
BC operator is encircled by the red dashed line, while the second
operator is encircled by the blue dashed line.
• BC-1: KCL at node VX yields that ID1 (t) = Ir(t) + IC1 (t),
where the capacitor current IC1 (t) can be also defined as
C1V˙X or V˙X(t) = (ID1 (t) − Ir(t))/C1. The time-derivative of
the state variable current of the first BC ID1 (t) = IO exp((VA −
VX)/(nUT)) will be:
I˙D1 (t) −
Ir(t)
nC1UT
ID1 (t) +
I2D1 (t)
nC1UT
= 0. (21)
As expected, (21) is the Bernoulli ODE governing the drain
current dynamics of the diode-connected MOST M1. For the
calculation of the output current of the first “stage” of the cir-
cuit, we need to find the relation between ID1 (t) and ISyn1 (t)
and substitute it back to (21). The relation between these two
currents can be easily derived by writing their full exponential
expressions:
ID1 (t)
ISyn1 (t)
= e
VA−VSyn1 (t)+VSyn1 (t)−V∗
nUT = δ = const. ,
where V∗ is the source voltage of M5, which as illustrated in
Figure 4 is constant. Therefore, (21) transforms into:
I˙Syn1 (t) −
Ir(t)
nC1UT
ISyn1 (t) +
δI2Syn1 (t)
nC1UT
= 0. (22)
• BC-2: For the BC2, KCL at the capacitor node VY shows
that: ID2 (t) + IC2 (t) = ISyn1 (t). Moreover, the capacitor cur-
rent IC2 (t) can be also defined as C2V˙Y , which finally gives
V˙Y (t) = (ISyn1 (t) − ID2 (t))/C2. The derivative of the state vari-
able current of the BC2, ID2 (t) = IO exp((VY (t) − Vb)/(nUT))
yields:
I˙D2 (t) −
ISyn1 (t)
nC2UT
ID2 (t) +
I2D2 (t)
nC2UT
= 0. (23)
Again, relation (23) identifies the Bernoulli ODE dynamics of
the diode-connected MOSTM6. Moreover, in this “stage” of the
circuit, the relation between ID2 (t) and ISyn2 (t) is given by the
following equation:
ID2 (t)
ISyn2 (t)
= e
VY −VB−VY
nUT = θ = const. .
Thus, the new ODE for the output synaptic current ISyn2 (t) can
be calculated by:
I˙Syn2 (t) −
ISyn1 (t)
nC2UT
ISyn2 (t) +
θ I2Syn2 (t)
nC2UT
= 0. (24)
At this point it would be useful to stress that relation (24) is a BC-
cascaded relation, where the output of the first BC is included in
the differential equations of the second BC, as a v(t) current.
3M
2M
dV
rI
1M
1D
I
AV
XV
1C 1CI 5
M 1
SynI
4M
bpre
V
BV
YV
2C 2CI
6M
7M
2D
I
preV
Bernoulli
Cell 1
Bernoulli
Cell 2 2SynI
FIGURE 4 | Synaptic facilitation circuit. The red and blue dashed lines define the BC-operators of the circuit.
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5. COMPARATIVE ANALYSIS OF A LOG-DOMAIN TOPOLOGY
WITH A HIGH NUMBER OF BERNOULLI CELLS - THE
“SPEED UP” IMPACT OF THE FORMALISM
The previous Sections (3 and 4) have proven the reasons why the
core dynamics of three well-known log-domain synaptic circuits
proposed by different researchers comply with the same distinct
Bernoulli dynamics in a formal manner. This mathematical fact
alone offers deep and unifying insight since many neuromor-
phic circuits can be described by the GBCF (see later Table 2).
It can be argued that the Bernoulli dynamics constitute a for-
mal insightful re-expression of KCL when the derivation of the
specific differential equation (which considers the application of
KCL at the capacitor node) is born in mind. Such a re-expression
is directly applicable/exploitable in a purely TL environment; the
same TL environment for which the celebrated Gilbert’s TLP can
be viewed as a profound re-expression of KVLwhich has led to the
conception of many new, mostly non-linear, monolithic circuits.
Apart from being useful as a taxonomy tool and apart from
facilitating researchers to comprehend the essence of the func-
tionality of various log-domain synaptic circuits, is there any
additional practical advantage when adopting the Bernoulli Cell
formalism? Experience reveals that the higher the number of
Bernoulli Cells present in a log-domain topology be it a non-
linear (such as a synapse) or an ELIN one, the faster and less
prone to errors its hand-analysis becomes. In order to exemplify
vividly how sped up the analysis becomes, in this section we anal-
yse a high-order ELIN log-domain topology both by the general
method proposed by Mulder (Mulder et al., 1997; Mulder, 1998)
and by the GBCF. The example topology, shown in Figure 5,
contains four BCs and has been proposed in the international
literature by Wu and El-Masry in Wu and El-Masry (1998). In
its original form it involved only BJT devices. Here we have sub-
stituted the BJT devices for MOSTs and we assume that the n-
and p- devices are identical in size and physical properties. This
maintains the complexity of the analyses manageable and, most
importantly, thus serves the tutorial character of this paper. The
aim of this section of the paper is to provide compelling compara-
tive analysis results which shed light in a tutorial manner on “how
much” the GBCF speeds up the analysis of a log-domain topology
which contains many BCs.
Referring to Figure 5 and before proceeding with its analy-
sis, it should also be noted that we assume that the dc biasing
1st Bernoulli 
Cell
2nd Bernoulli 
Cell
3rd Bernoulli 
Cell
[1
/T
1(
t)
]=
I D
1
[1
/T
2(
t)
]=
I D
2
[1
/T
3(
t)
]=
I D
3
[1
/T
4(
t)
]=
I D
4
IOUT(t)
IB1 IB2 IB3
IIN(t) IA0 IB2 IB3 IB4
IA1 IA2 IA3
C1 C2 C3 C4
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M02 M03 M04
M2 M3 M4
MOUT
IB4
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M15
M16
M17
M5 M6 M7 M8 M9 M10
u1(t) u2(t) u3(t)
v4(t)v3(t)v2(t)
4th Bernoulli 
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[1
/T
3(
t)
]=
I D
3
[1
/T
1(
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I D
1
[1
/T
2(
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2
[1
/T
4(
t)
]=
I D
4
FIGURE 5 | CMOS version of the BJT log-domain topology proposed by Wu and El-Masry (1998). The topology contains four compound (each composed
of two VGS ) Bernoulli Cells and a multitude of complete TL loops (some are indicatively depicted by means of dashed lines).
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currents of the circuit are of such values that each device in
the circuit will have a valid dc operating point. This trans-
lates into the satisfaction of certain biasing constraints (Drakakis
and Burdett, 2003). According to (Mulder et al., 1997; Mulder,
1998), the following steps are necessary, in order to analyse
any log-domain topology and derive the relationship between
the input and the output (input-output transfer function) in
the case of “Externally-Linear-Internally-Nonlinear” log-domain
topologies1:
Step 1: The application of KCL at the integrating nodes of
the log-domain topology in question must be considered; the
capacitor currents are treated as unknowns.
Step 2: The application of the TLP along convenient TL loops
must be considered.
Step 3: The capacitor currents (the unknowns) must be derived
in terms of other currents in the circuit; this can be done by
means of mesh analysis treating a capacitor voltage VCj(t) and
a certain number of MOSTs (gate-source voltage difference) in
series with the capacitor as a loop. Expressing VCj(t) in terms
of the MOST terminal voltages within this loop leads to an
equation of the form:
VCj(t) = nUT
∑
±ln
[
IDj(t)
[W/L]jIDO
]
,
with the drain currents, the process parameter IDO and the
aspect ratios of the transistors involved, respectively. Once this
has taken place the capacitor currents can be expressed as:
iCj(t) = CjV˙Cj(t) = nCjUT
∑
j
± I˙Dj(t)
IDj(t)
.
Relations of this kind are then used to eliminate the capacitor
currents derived during steps 1 and 2; to derive the final transfer
function all capacitor currents must be expressed in terms of the
input the output and their derivatives.
Applying step 1, it can be observed that:
ID1 (t) = u1(t) + iC1 (t) (25a)
ID2 (t) = u2(t) − v2(t) + iC2 (t) (25b)
ID3 (t) = u3(t) − v3(t) + iC3 (t) (25c)
ID4 (t) = u4(t) − v4(t) + iC4 (t), (25d)
where IDj(t), (j = 1, ..4) the drain current of Mj, (j = 1, ..4).
For step 2, applying the TLP along the complete TL loops:
M02M2M7M8M6M5, M7M8M10M9M3M03, M9M10M4M04,
MINM01M1M02M2M03M3M04M4MOUT will lead to the fol-
lowing Translinear current relationships (in Figure 5 we mark
1The analysis method articulated in Mulder et al. (1997), Mulder (1998) con-
cerned BJT log-domain topologies. Here it is applied for MOSTs log-domain
topologies.
indicatively a few of the TL loops present to make the analysis
more vivid):
u1(t)IB2
[
u2(t) − v2(t) + iC2 (t)
] = IB1IB2u2(t) (26a)
u2(t)IB3
[
u3(t) − v3(t) + iC3 (t)
] = IB2IB3u3(t) (26b)
u3(t)
[
IB4 − v4(t) + iC4 (t)
] = IB3IB4 (26c)
IINIA0IB2IB3IB4 =
[
u1(t) + iC1 (t)
] [
u2(t) − v2(t) + iC2 (t)
]
[
u3(t) − v3(t) + iC3 (t)
] [
IB4 − v4(t) + iC4 (t)
]
IOUT . (26d)
Proceeding to step 3, the capacitor currents iCj(t), (j = 1, ..4)
that have been treated as unknowns, now have to be related to
other output currents in a convenient way. For the capacitor
current iC4 (t), an elegant expression can be derived:
iC4(t) = 2nC4UT
I˙OUT(t)
IOUT(t)
.
However, for the rest of the capacitor currents such a simple
expression cannot be similarly obtained. Among the variety of
possible ways in which to express the capacitor currents as func-
tions of (internal) circuit currents, certain meshes which seem
to result into simple expressions for the capacitor currents are
chosen. Considering the paths C3M9M10MOUT , C2M7M8MOUT ,
and C1M5M6MOUT leads to the following capacitor voltage and
current relations, respectively:
VC3(t) = 2nUTln
[
IB3
[W/L]IDO
]
− 2nUTln
[
u3(t)
[W/L]IDO
]
+ 2nUTln
[
IOUT(t)
[W/L]IDO
]
(27a)
VC2(t) = 2nUTln
[
IB2
[W/L]IDO
]
− 2nUTln
[
u2(t)
[W/L]IDO
]
+ 2nUTln
[
IOUT(t)
[W/L]IDO
]
(27b)
VC1(t) = 2nUTln
[
IB1
[W/L]IDO
]
− 2nUTln
[
u1(t)
[W/L]IDO
]
+ 2nUTln
[
IOUT(t)
[W/L]IDO
]
, (27c)
which in turn leads to:
iCρ = CρV˙Cρ(t) = 2nCρUT
[
I˙OUT(t)
IOUT(t)
− u˙ρ(t)
uρ(t)
]
(ρ = 1, 2, 3).
(28)
As mentioned previously iC4(t) is in the right “form” being
directly related to the output current. However, the other three
capacitor currents are not in a desirable form; the currents u3(t),
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u2(t), u1(t) must first be expressed in terms of the input, the
output and their derivatives. This procedure is cumbersome. In
order to demonstrate the difficulty in expressing the aforemen-
tioned currents in the correct “form,” only the procedure to
express the current u3(t) in terms of the input, the output and
their derivatives will be demonstrated. Taking relation (26c) into
consideration, u3(t) can be described as:
u3(t) = IB3IB4
IB4 − v4(t) + iC4(t),
with iC4(t) given before. The current v4(t) however must also be
written in a convenient format; considering the complete TL loop
MINM16M17MOUT yields:
IIN(t)IA3 = v4(t)IOUT(t) ⇒ v4(t) = IA3
IIN(t)
IOUT(t)
.
From the previous relations for iC4(t) and v4(t), it is a matter of
complicated algebraic substitutions to express the current u3(t) in
the “correct form” (i.e. expressed in terms of the input current, the
output current and their derivative) as:
u3(t) = Fu3
(
I˙OUT, IOUT
) = IB3IB4
IB4 − IA3IIN
IOUT
+ 2nC4UT
I˙OUT
IOUT
.
Substituting the relation for u3(t) into (28) (ρ = 3) results into
the following expression, just for iC3(t):
iC3(t) = FC3
(
IOUT , I˙OUT , I¨OUT , I˙IN
) = (29)
2nC3UT
⎛
⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎜⎝
I˙OUT
IOUT
−
− IB3IB4
(
−IA3 ∂
∂t
(
IIN
IOUT
)
+ 2nC4UT ∂
∂t
(
I˙OUT
IOUT
))
(
IB4 − IA3IIN
IOUT
+ 2nC4UT I˙OUT
IOUT
)2
IB3IB4
IB4 − IA3IIN
IOUT
+ 2nC4UT I˙OUT
IOUT
⎞
⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎟⎠
In a similar manner, all the remaining currents iC2(t), iC1(t),
u1(t), u2(t) etc. need to be defined in the “correct form.” Having
reached that point, we would finally need to substitute to, say,
(26d) all the expressions of the “correct form” found and deter-
mine the input-output transfer function. Or one might choose to
substitute all the “correct form” expressions to the TL equality:
IIN(t)IA0u1(t) = [u1(t) + iC1(t)] IB1IOUT(t),
which correspond to the TL loop MINM01M1M5M6MOUT and
again determine the input-output transfer function.
Clearly this analysis procedure is tedious, time-consuming and
prone to errors since all the “intermediate” uj(t) and vj(t) currents
must be expressed in the right format. These requirements are
compounded when large topologies with a large number of inter-
mediate currents are considered, making the method difficult to
apply as far as hand calculations are considered. At this point it
is worth mentioning that the situation is somewhat improved,
when a variation of the method is considered which consists of
the incorporation of additional “fictitious” exponential expansion
stages which convert the logarithmically compressed capacitor
voltages VC1 (t), VC2 (t) and VC3 (t) to exponentially expanded
currents, without affecting the circuit operation. These additional
stages add complexity to the circuit but lead to the formation of
three more, perhaps more convenient complete TL loops, which
relate the “fictitious” output currents with the real output current
IOUT shown in Figure 5. However, further elaboration on that
analysis method is beyond the scope of this work.
Now let us analyse the same log-domain structure by means
of the GBCF. Four distinct BCs can be identified; the first one is
logarithmically driven by the input current IIN(t). This cascade of
compound BCs can be described by means of the following LDSS
equations, i.e.:
2nC1UTw˙1(t) + [u1(t) − v1(t)]w1(t) = IIN(t) (30a)
2nC2UTw˙2(t) + [u2(t) − v2(t)]w2(t) = w1(t) (30b)
2nC3UTw˙3(t) + [u3(t) − v3(t)]w3(t) = w2(t) (30c)
2nC4UTw˙4(t) + [u4(t) − v4(t)]w4(t) = w3(t). (30d)
The products uj(t)wj(t) and vj(t)wj(t) are determined as
required by applying the TLP along complete TL loops.
Considering the time-domain current product equalities
resulting from the TL loops: (i) M5M6M4M04M3M03M2M02,
(ii) M7M8M4M04M3M03, (iii) M9M10M4M04, (iv) M01M1M02M2
M12M11, (v) M01M1M02M2M03M3M15M14, (vi) M01M1M02M2
M03M3M04M4M17M16, and (vii) MINM01M1M02M2M03M3M04
M4MOUT yields respectively:
u1(t)w1(t) = IB1IB2IB3IB4T4(t)T3(t)T2(t)w1(t)
= IB1IB2IB3IB4w4(t) (31a)
u2(t)w2(t) = IB2IB3IB4T4(t)T3(t)w2(t)
= IB2IB3IB4w4(t) (31b)
u3(t)w3(t) = IB3IB4T4(t)w3(t) = IB3IB4w4(t) (31c)
v2(t)T2(t)T1(t)IIN(t) = v2(t)w2(t) = IA1
IA0IB2
IIN(t) (31d)
v3(t)T3(t)T2(t)T1(t)IIN(t) = v3(t)w3(t)
= IA2
IA0IB2IB3
IIN(t) (31e)
v4(t)T4(t)T3(t)T2(t)T1(t)IIN(t) = v4(t)w4(t)
= IA3
IA0IB2IB3IB4
IIN(t) (31f)
IOUT(t) = IA0IB2IB3IB4T4(t)T3(t)T2(t)T1(t)IIN(t)
= IA0IB2IB3IB4w4(t). (31g)
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Substituting the relations (31a)–(31g) into the LDSS equations
(30) results in the following system of differential equations:
2nC1UTw˙1(t) + IB1IB2IB3IB4w4(t) = IIN(t) (32a)
2nC2UTw˙2(t) + IB2IB3IB4w4(t) −
IA1
IA0IB2
IIN(t) = w1(t) (32b)
2nC3UTw˙3(t) + IB3IB4w4(t) −
IA2
IA0IB2IB3
IIN(t) = w2(t) (32c)
2nC4UTw˙4(t) + IB4w4(t) −
IA3
IA0IB2IB3IB4
IIN(t) = w3(t). (32d)
This system of equations combined with IOUT(t) =
IA0IB2IB3IB4w4(t) (which corresponds to the Bernoulli “back-
bone” TL loop MINM01M1M02M2M03M3M04M4MOUT) results
in the following transfer function IOUT(s)/IIN(s):
IOUT(s)
IIN(s)
= IA3
2nC4UT
s3 + IA2IB4
IA32nC3UT
s2 + IA1IB3IB4
IA3C2C3 (2nUT)
2
s + IA0IB2IB3IB4
IA3C1C2C3 (2nUT)
3
s4 + IB4
C42nUT
s3 + IB3IB4
C3C4 (2nUT)
2
s2 + IB2IB3IB4
C2C3C4 (2nUT)
3
s
+ IB1IB2IB3IB4
C1C2C3C4 (2nUT)
4
. (33)
Clearly this BC-based analysis of log-domain structures with
a large number of Bernoulli Cells seems to be simpler in its
application, faster in its execution and less prone to errors for
hand-analysis purposes.
6. GENERAL CLASS OF LOG-DOMAIN SYNAPTIC CIRCUITS
The systematic properties of the BCF emerge naturally from the
analysis of all the previous synaptic circuit examples so far. The
output currents of each circuit (ISynj(t)) were described either by
a linear or a Bernoulli DE. However, all of them stem from the
Bernoulli DE characterizing the BC-operator. The presence of the
BC-operator in the aforementioned circuits allowed us to artic-
ulate certain “rules-of-thumb” regarding the analysis strategy that
needs to be followed, when this category of circuits is investigated.
These “rules-of-thumb” are only aiming to help the designer sim-
plify the analysis/synthesis process, by exploiting the systematic
nature of the BCF.
One may also note that for each one of the presented circuit
topologies, a certain number of specific steps has been followed,
in order to reach a final form of ODE that could describe the
ISynj(t) current. Many of these steps served the purpose of clar-
ifying to the reader that the BC-based analysis was behind the
final form of the solution of the various output synaptic currents.
Now that this point has been proved, it is time to group synaptic
circuits under one general class of neuromorphic log-domain cir-
cuits, whose state-variable current could be governed by a specific
set of equations, as shown in Table 1.
Regardless of the circuit topology that has been selected from
the designer to implement a synaptic function, the BC-operator
is always governed by the Bernoulli differential equation, whose
linearised form is shown in (34) in general form. When a source-
connected capacitor topology is present, (+) holds, while (−)
holds when a diode-connected capacitor topology exists. As
graphically shown in Figure 6, one can identify the dynamics of
each circuit by simply examining the current relation that takes
place in the circuit’s “basic computation unit,” i.e. the BC. The
parameter V˙X in (34) denotes the potential of either the source
or the gate terminal of the BC MOST, depending on the type of
the BC operator.
T˙(t) ±
(
V˙X(t)
nUT
+
Time Constant
Factors︷ ︸︸ ︷
[u(t) − v(t)]
nCUT
)
T(t) − 1
nCUT
= 0. (34)
The input/output currents u(t) and v(t) entering the BC (includ-
ing the state-variable current ID(t) for the MOST case) are
responsible for the charging and discharging phases of the cir-
cuit’s capacitor; therefore, define the circuit’s “rate constants”
and consequently the form of the synaptic current. By identify-
ing and analysing the BC-operator of each circuit, one is able
to instantly define the dynamics of the circuit’s output current
by simply observing the relation between the BC’s state vari-
able current and the desired output current. A linear relation
between the BC-state variable and the output synaptic current,
e.g., ID ∝ constant × ISyn will lead to a Bernoulli ODE for the
description of ISyn(t), while a non-linear relation, e.g., ID ∝
constant/ISyn, will lead to a linear ODE for the computation of
ISyn(t) dynamics. All the above practical guidelines can be eas-
ily summarized into the following three basic circuit analysis
steps/guidelines:
Step 1: Identify the BC-operator(s) by simply observing the con-
nection between the circuit’s capacitor(s) and the neighboring
transistor(s);
Step 2:Once the BC-operator(s) is/are located, identify the rela-
tion between the state-variable current(s) of the operator(s) and
the circuit’s output current(s);
Step 3: If the relation between the BC operator(s) and the
circuit’s output current(s) is linear, then substitute the new rela-
tion for the output synaptic current ISynj = F(state variable
Table 1 | Forms of ODEs and their solutions stemming from the proposed general log-domain class of synaptic circuits.
Linear equation Bernoulli equation
Form of ODE g(t)y
′
t = f1(t)y + f0(t) g(t)y
′
t = f1(t)y + fn(t)yn, n = 0, 1
General solution y = Ke	 + e	 ∫ e−	f0(t)/g(t)dt y (1−n) = Ke	 + (1 − n)e	 ∫ e−	fn(t)/g(t)dt
	
∫
f1(t)/g(t)dt (1 − n)
∫
f1(t)/g(t)dt
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FIGURE 6 | Conceptual diagram describing the basic log-domain computation unit when a BC-operator is present.
current) into (34) and solve the resulting differential equa-
tion. If their relation is of the form ID ∝ constant/ISyn,
then a linear DE will be inevitably generated and the
factor (ISynj/constant) should directly substitute the factor
T(t) in (34);
The interesting attempt of Mitra et al. (2010) to provide a global
parametric control of synaptic time constants and gain generates
the ideal breeding ground for the application of this general class
of synaptic dynamics created by the GBCF. For the various log-
domain integrator circuit cases presented and analyzed in Mitra
et al. (2010) (with a method similar to the one presented by Perry
and Roberts in Perry and Roberts (1995), but “silicon-synapse-
oriented”), the BC-operator will produce the exact similar solu-
tions for the synaptic output current but all based on the different
forms of the parameters VX and [u(t) − v(t)] sourcing from the
different topologies. Table 2 provides an indicative number of
neuromorphic topologies that could be easily implemented by the
proposed GBCF.
At this point, an inverse question that arises is how one can
design a synaptic aVLSI circuit, based on the fact that it will always
be described by the specific type of equations? The answer to this
synthesis question relates to the determination of the function
F which links the BC state variable with ISynj(t) = F(state vari-
able current) in such a way that the current ISynj(t) has certain
pre-specified time profile properties. Issues, such as the practica-
bility of the circuit, in conjunction with the form of the desired
dynamics and its total chip area will definitely play a major role
in the selection of the final form of the synaptic circuit. However,
its “analog heart” implemented by the BC will be identical in all
cases.
Table 2 | An indicative list of neuromorphic circuits that could be
described by the BC formalism.
Authors Number of BCs
Arthur and Boahen (2011) 3
Benjamin et al. (2012) 2
Boahen (1997) 1
Gao et al. (2012) 2
Hahnloser et al. (2000) 1
Hynna and Boahen (2003) 2
Merolla and Boahen (2006) 2
Mitra et al. (2010) 3
Thanapitak and Toumazou (2013) 1
van Schaik et al. (2010) 2
Wang and Liu (2010) 3
Yu and Cauwenberghs (2010) 1
Finally, for the sake of completeness, it would be useful to
remind to the reader that all previousmathematical formulas have
been derived based on the valid assumption that the voltage dif-
ference between the bulk and source terminal of the subthreshold
MOSTs is zero, i.e. VBS = 0. However, this assumption represents
the ideal operation of a weakly-inverted MOST, without tak-
ing into consideration the impact of the “body effect” upon the
devices’ overall performance. Other indicative limitations that
restrain a MOST in the subthreshold regime and affect the
device’s performance are the output resistance, matching, band-
width and noise limitations, as well as short-channel effects,
such as the drain induced barrier lowering (DIBL) (Andreou and
Boahen, 1996). Useful mathematical relationships that manage
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to quantify the aforementioned limitations and therefore, pro-
vide useful guidelines when it comes to the selection of crit-
ical MOST parameters can be found in Andreou and Boahen
(1996).
The most common limitation for a MOST in weak-inversion
involves the non-zero voltage difference between its bulk and
source terminals. The effect of this limitation upon the GBCF
can be shown in the following indicative mathematical analy-
sis. Starting from the full mathematical expression that defines
the current of a subthreshold n-type MOST (Tsividis, 1996),
assuming again that the device is in deep saturation, it holds that:
ID = W
L
IDO exp
(
(n − 1)VBS
nUT
)
exp
(
VGS − VTH
nUT
)
,
where IDO is a process-dependent parameter, W/L is the aspect
ratio of the transistor and n is again the subthreshold slope
parameter (Tsividis, 1996). This expression can be re-written
equivalently as:
ID = I´DO exp
(
VGS + (n − 1)VBS
nUT
)
,
where I´DO = (W/L) IDO exp (−VTH/(nUT)). For the circuit
topologies originally mentioned in Section 2 and under the
assumption that the bulk terminal of the device has been tied to
a constant voltage source, the time derivative of the new expres-
sion of ID current, when a linear capacitor is connected to its
source terminal would lead to the following linearised expres-
sion (using the same transformation as shown in section 2, i.e.
ID(t) = 1/T(t)), depending on the type of the BC operator:
T˙(t) ±
(
V˙X(t)
nUT
+
Time Constant
Factors︷ ︸︸ ︷
[u(t) − v(t)]
CUT
)
T(t) − 1
CUT
= 0, (35)
with the parameter V˙X in (35) denoting again the potential of
either the source or the gate terminal of the BCMOST, depending
on the type of the BC operator. The interested reader should verify
that unit consistency has been preserved in (35), in complete anal-
ogy with (34). Interestingly enough, from (35), it can be extracted
that the time constant factor does not exhibit a dependence upon
the subthreshold slope parameter n. In other words, the effect
of this MOST non-ideality has led to the following conclusion
regarding GBCF, i.e.:
Silicon Synaptic
Time Constant Factor
VBS = 0
=n × Silicon Synaptic
Time Constant Factor
VBS = 0
.
Once again, in complete analogy with the above analysis, the
interested reader could investigate the effect of other MOST lim-
itations upon the overall performance and consequently acquire
handy relations that could inform, in a quantitatively and qual-
itative manner, about the deviation of the device from its ideal
behavior.
7. DISCUSSION
The paper discussed in a tutorial manner an alternative transistor-
level method to treat log-domain synaptic circuits. An extended
version of the BCF proved the existence of BC-operators not only
when a linear capacitor is connected to the emitter/source of a
transistor but also when a linear capacitor is connected to the
base/gate of a diode-connected transistor. The usefulness of this
endeavor lies in the handiness of the BCF when it comes to the
analysis (or synthesis) of linear and/or non-linear log-domain
circuits. By providing one more topology, the “diode-connected”
BC operator where the BCF applies, this paper extends the solid
mathematical background, where engineers can rely upon when
it comes to the study and design of log-domain circuits for
neuromorphic or other applications.
The analysis of the synaptic circuits presented and analyzed
in the previous sections stresses the taxonomic prowess of the
BCF. The core operation of synaptic circuits is based ultimately
on the exponentiation of a capacitor voltage during its charg-
ing/discharging phases facilitated by a MOST. The rest of the
circuit is used to provide the correct weights and time constants
of the artificial synapse, so that a more faithful representation of
the biological synapse model is achieved. The independent nature
of the BC-operator’s input and output currents [u(t) and v(t)]
allows, in principle, for the designer to determine the appropriate
circuit topology that will generate the desired dynamics.
It is left to the readers to evaluate the benefits of using the
aforementioned parsimonious formalism for log-domain synap-
tic and other neuromorphic circuits. It is genuinely hoped that
the tutorial nature of this paper will provide a helping hand
to engineers wishing to explore aVLSI synaptic circuits in a
more intuitive way, streamlining their mathematical analysis in
a rigorous manner.
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APPENDIX
Starting for the fact that in the given circuit ISyn  IGain, then
their full expressions should be:
IO e
VDD −VSyn
nUT  IO e
VDD −VTHR
nUT
or
e
−VSynnUT  e−
VTHR
nUT
which easily leads to the following inequality for the two voltages:
VTHR  VSyn, or equivalently ITHR  IIN .
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